ABSTRACT We demonstrate clear self-heating effects (SHEs) of bulk and silicon-on-insulator (SOI) MOSFETs for various SOI/buried oxide (BOX) thicknesses including ultra-thin 6 nm BOX, which was not detected by the ac conductance method, using the four-terminal gate resistance technique. We clarify that the SHE in bulk MOSFETs originates from the degradation of thermal conductivity in a heavily doped well region. The strong chip-temperature dependence of the SHE was observed only in bulk MOSFETs. As results of the chip temperature-dependent SHE of bulk devices and the SHE suppression by BOX thinning, the device temperature of ultra-thin BOX SOI MOSFETs is close to that of bulk MOSFETs at an elevated chip temperature, which suggests the thermal advantage of extremely thin BOX structures.
I. INTRODUCTION
Ultra-thin buried oxide (BOX) silicon-on-insulator (SOI) MOSFETs attract significant interest because of their superior electrical properties: excellent short-channel effect (SCE) immunity and low device-to-device variability [1] . Furthermore, in ultra-thin BOX structures, extremely lowpower operations have been demonstrated by utilizing adaptive back biasing [2] . Thus, ultra-thin BOX SOI MOSFETs are considered good candidates for device structures beyond 22 nm technology nodes.
However, the device temperature T dev of SOI MOSFETs during operations is generally higher than that of conventional planar bulk MOSFETs. In SOI MOSFETs, heat dissipation from the channel to the substrate is impeded by the BOX layer, where thermal conductivity is much lower than that in silicon. Therefore, the T dev of SOI MOSFETs increases, and this phenomenon is called the self-heating effect (SHE). As in planar SOI MOSFETs, simulations have predicted that the T dev of fin-type field-effect transistors (FinFETs) also increases [3] , [4] . Since the increase in T dev causes performance degradation and/or reliability issues, the SHE must be suppressed in deeply scaled devices. Because SHE is originated from the BOX layer, it is speculated that SHE can be suppressed by thinning the BOX layer. T dev suppression through BOX thinning has been estimated by simulations for both planar SOI MOSFETs [5] and FinFETs [6] .
On the other hand, experimental evaluations of SHEs have primarily been carried out using the four-terminal gate resistance technique [7] , [8] , the noise thermometry [9] , the frequency-dependence of small-signal drain conductance (AC conductance) method [10] , [11] , and the pulsed-IV method [12] , [13] . On the basis of these characterizations, thermal properties of transistors have been modeled as simple equations [7] , [14] , [15] in order to take SHEs into account in circuit design. AC conductance is the most popular method because of its simple measurement setup that has no specific requirements for device structures. Therefore, the AC conductance method has been widely used for the SHE evaluation of nanoscale devices including FinFETs [16] and nanowire FETs [17] , [18] . However, it has been recently reported that the accuracy of the AC conductance method is questionable [19] . Furthermore, AC conductance evaluations of thin BOX devices are complicated because of existence of the parasitic capacitance between the device and its substrate [20] - [22] . On the other hand, the four-terminal gate resistance technique is one of the most accurate methods for evaluating T dev . By utilizing this technique, the BOX thickness t BOX dependence of T dev has been measured only for the devices with much longer gate length L g and thicker t BOX [7] , [8] , [23] compared to supposed devices beyond 22 nm nodes. Thus, the SHE of nanoscale ultra-thin BOX SOI MOSFETs has not been properly evaluated in spite of its importance.
In this study, we evaluate the SHE of nanoscale bulk and SOI MOSFETs using the four-terminal gate resistance technique. We investigate the effects of device parameters on T dev of bulk and SOI devices. This paper is an enhanced version of a conference paper that we presented in 2013 [24] . The enhanced parts are as follows. First, we experimentally clarify the physical cause of the SHE in conventional planar bulk MOSFETs by evaluating the T dev for two types of well impurity concentrations. These results provide direct evidence that the SHE of bulk MOSFETs originates from degraded thermal conductivity in the heavily doped well region. The cause was indirectly conjectured from the L g -dependence of T dev in the conference paper. Second, lattice temperature distribution of operated devices are calculated using a device simulator. From the calculation results, it is clarified that T dev measured by the four-terminal gate resistance technique is equivalent to average temperature in channel SOI region, and the obtained T dev is also close to maximum temperature in the device for deeply scaled devices. Third, the measurement results of SOI MOSFETs using another SOI thickness t SOI are added here. Based on the results, we investigate the t SOI -dependence of the SHE. Finally, we describe detailed measurement and characterization procedures for accurate evaluations. Table 1 lists the t BOX and t SOI of devices used in this experiment. The devices were fabricated on (100) bulk silicon and SOI wafers. The device areas were defined by the shallow trench isolation (STI) technique, followed by well formation with ion implantation and activation annealing. A gate stack with a gate insulator of 1.3 nm silicon oxynitride (SiON) and a gate electrode of phosphorusimplanted poly-silicon was formed on the well. Shallow and deep source/drain regions were formed by ion-implantation, followed by spike-annealing, with thin and thick siliconnitride gate-sidewall-spacer, respectively. Halo region was also formed to suppress SCE by tilted implantation with the thin spacer. Surfaces of the gate poly-silicon and the deep source/drain were silicided by self-aligned silicidation (SALICIDE) process with nickel [25] to reduce parasitic resistance. After a plasma-SiO 2 interlayer dielectric layer and tungsten plug formation by CMP, aluminum wiring was patterned on the tungsten plug. Finally, forming gas annealing was carried out at 400 • C. Fig. 1 shows the cross-sectional scanning transmission electron microscope (STEM) image of a 6 nm ultra-thin BOX SOI MOSFET, indicating the successful fabrication of nanoscale L g and ultra-thin BOX structures.
II. EXPERIMENTAL METHOD

A. DEVICE FABRICATION
It should be noted that the well and halo implantation/activation processes are identical among all devices for valid comparisons of SHE between bulk and SOI structures. Therefore, SOI devices operate in partially depleted (PD) mode. L g , t SOI , and t BOX are determined from STEM images. Fig. 2(a) shows the system used to measure T dev . In the fourterminal gate resistance technique, T dev is evaluated through the temperature-dependence of electrical resistance in gate electrodes R g [7] , [8] . In this study, for precise measurements of changes in it due to heating, R g was measured using a NF Corporation LI5640 lock-in amplifier and a Keithley 6221 AC current source under the condition that the gate electrodes were grounded [23] . A Keithley 2636B source meter was used to apply DC bias voltage and to measure DC current. The AC bias current and the frequency used to measure R g were 500 nA and 133 Hz, respectively. the measurement system and a Keysight Technologies 4156C semiconductor parameter analyzer (conventional I d -V g measurements). The satisfactory agreement between these two setups indicates the validity of our measurement system. Since T dev is extracted using changes in R g due to SHE, the temperature-dependence of R g should be large for accurate evaluations. Fig. 3 shows the chip temperature T chip dependence of change in R g for typical devices in this study and a conventional polysilicon gate electrode. T chip is equivalent to wafer temperature which is defined by the hot chuck of a probe system. The T chip dependence of the partially nickel silicided polysilicon gate is much higher than that of the conventional polysilicon gate, resulting in the accurate evaluation of SHE in this study. As shown in Fig. 3 , the change in R g depends on L g . Therefore, the relationship between R g and T chip was measured for each device.
B. CHARACTERIZATION
In general, the gate temperature in the region for R g measurements is not uniform because the length between the voltage probes L Vp = 15 μm are longer than the gate width W g = 10 μm, as shown in Fig. 2(a) . Therefore, the gate temperature under operation is not uniform along the direction of the width of the gate. The effect of gate temperature distribution was incorporated using thermal healing length L h , which corresponds to temperature decay length in the material [26] . The gate resistance change due to SHE was corrected as follows:
where [27] 
R ON g and R OFF g are gate resistances under the condition that the transistor is the ON and the OFF states, respectively. In extracting T dev , STI thickness t STI and gate height H g were determined using STEM images, and the thermal conductivities of oxide and gate electrodes were set to be 1.4 and 20 [28] , [29] Wm −1 K −1 , respectively.
The magnitude of the SHE is generally evaluated using thermal resistance R th , which is an increase in T dev per input power. In this study, input power P is normalized by W g : with V d of 1.2 V. It should be noted that the gate temperature is not identical to that of the channel region because gate insulator impedes heat flow from the channel to the gate. The difference of gate temperature from channel temperature is discussed in Section IV-A.
III. RESULTS
We observed clear increase in device temperature of bulk MOSFETs, particularly in the short channel devices, by the four-terminal gate resistance technique. We also confirmed that the AC conductance method did not show such temperature increase for the devices [24] . Fig. 4 shows the relationship between an increase in T dev , T dev = T dev − T chip , and P for bulk MOSFETs, obtained by the four-terminal gate resistance technique. Clear device temperature increases were observed, particularly in the short channel device. In order to investigate the SHE of bulk MOSFETs in detail, we extracted R th from the slopes of the characteristics of various L g devices, as shown in Fig. 5 . R th increases as L g decreases, indicating that the SHE of bulk MOSFETs became severe in deeply scaled devices. The physical cause of SHE in bulk MOSFETs is investigated in detail in Section IV-B.
The SHE of SOI MOSFETs was then evaluated. In order to investigate the effects of t BOX on the SHE, the relationships between R th and L g were extracted for the wide range t BOX of 6, 21, and 147 nm with t SOI around 50 nm, as shown in Fig. 7 . We can clearly see that the R th of thin BOX devices were lower than that of thick BOX devices in the entire L g region, indicating the thermal advantage of thin-BOX structures.
As in t BOX -dependence, the relationships between R th and L g were obtained for various t SOI of 52, 61, and 79 nm with t BOX around 150 nm, as shown in Fig. 8 . In particular for the short L g region, the R th of thin SOI devices was slightly higher than that of thick SOI devices. This tendency originates from low lateral thermal conductivity in the thin SOI layer, which is discussed in Section IV-C.
IV. DISCUSSION
A. TEMPERATURE DISTRIBUTION WITHIN A DEVICE
Temperature difference of T dev measured by the four-terminal gate resistance technique from channel temperature is discussed using electro-thermal calculations. Fig. 9 (a) shows a calculated contour plot of lattice temperature for a 6 nm BOX SOI MOSFET under operation using a device simulator [6] , [30] . The maximum temperature point (hot spot) is located in the drain region, which is in agreement with the previous computational studies on deeply scaled devices [31] , [32] . Thus, thermal characterization using average temperature in the gate electrode may lead to an underestimation of the SHE. The magnitude of underestimation was determined based on the ratio of a temperature increase in the gate electrode ( T g ) to that in the channel SOI region ( T ch ) and the hot spot ( T max ), as shown in Fig. 9(b) . T ch / T g is around 1 and is independent of both L g and t BOX , thereby indicating that the gate temperature is almost identical to the channel temperature owing to the extremely thin gate insulator (1.3 nm). On the other hand, the maximum temperature, which is important from a reliability perspective, is significantly higher than the gate temperature. Since BOX layer impedes heat dissipation from channel to substrate, generated Joule heat generally spreads around the device including gate electrode. Thinner BOX layer has lower thermal resistance to the heat dissipation. Therefore, in thin BOX devices, more Joule heat dissipates from hot spot to substrate compared with thick BOX structures, resulting in relatively low T g . Thus, the temperature difference, as well as T max / T g , is prominent in thin BOX devices. It should be noted that the temperature difference rapidly decreases as L g decreases, because the temperatures of source and drain edges get closer in smaller devices. When L g is 50 nm, the magnitude of the underestimation of T max is less than 15% of T g . Thus, T dev extracted from the four-terminal gate resistance technique can be regarded as the average temperature in the channel region and it is also close to the maximum temperature in deeply scaled devices. 
B. TEMPERATURE INCREASE IN BULK MOSFETS
As shown in Fig. 4 , direct evidence for the increase in the T dev of bulk MOSFETs was obtained by using the fourterminal gate resistance technique. We confirmed that the SHE of bulk MOSFETs could not be observed by the AC conductance method [10] , [24] . In this section, we discuss the physical cause of the SHE in bulk MOSFETs.
A degradation of thermal conductivity in the heavily doped well region is supposed to be a physical cause of the SHE of bulk MOSFETs. It is known that the thermal conductivity of doped silicon greatly decreases because of phonon-ion scatterings [33] , as shown in Fig. 10 . Since heat dissipation to the heat sink (substrate) is impeded by the heavily doped well, the T dev of bulk MOSFETs is considered to increase with an increase in well impurity concentration N well . Therefore, the higher N well caused by the overlap of halo implantations should result in larger R th in shorter L g devices. The speculation is experimentally verified by the R th of bulk VOLUME 4, NO. 5, SEPTEMBER 2016 369 MOSFETs for different values of N well which was determined by C-V characteristics, as shown in Fig. 11 . In the R th evaluations, long channel devices were selected in order to avoid N well change due to halo implantations. In Fig. 11(b) , the R th of the high-N well device is larger than that of the low-N well device. Thus, the SHE of bulk MOSFETs detected by the four-terminal gate resistance technique is caused by the degradation of thermal conductivity in the heavily doped well region.
C. INFLUENCE OF SOI AND BOX THICKNESSES
As shown in Figs. 7 and 8, the SHE depends on both t SOI and t BOX . However, the effects of SOI and BOX layers on SHE are fundamentally different. In this section, we discuss the influences of SOI and BOX layers based on heat dissipation paths. SOI thinning decreases heat dissipation along the channel. It has been reported that the thermal conductivity of thin-layer [29] , [39] , [40] and nanowire [41] , [42] silicon is greatly reduced from the bulk value owing to increased phonon-boundary scatterings (Fig. 10) . Because of the degradation in thermal conductivity, R th increases as t SOI decreases, as shown in Fig. 12 . A thin SOI layer, namely small cross-sectional area and reduced thermal conductivity, decreases heat dissipation to the source/drain. The parallel heat flow is significant in the devices with short L g compared with the distance between gate edge and source/drain plugs (590 nm in our devices). Therefore, the effects of SOI thinning are prominent in short-channel devices, as observed in Fig. 8 .
The BOX layer affects heat flow from the channel to the substrate. In Fig. 7 , R th was saturated at the shorter L g region for thick BOX devices in particular. In the shorter L g devices, heat dissipation decreases because of the reduction of the cross-sectional area of heat flow to the substrate. On the other hand, heat dissipation to the source/drain contacts are independent of L g . Thus, in short-channel devices, heat dissipation to source/drain is more prominent. As a result, R th becomes independent of L g in the short L g region. In thinner BOX devices, the BOX layer has a smaller influence on R th , resulting in a monotonic increase in R th in short L g regions, similar to that in bulk MOSFETs. In the extremely-thin layered structures, thermal resistance at the interface between different materials [43] , which is termed as interface thermal resistance R th,int , is prominent. Therefore, R th,int between silicon and silicon dioxide may significantly affect the R th of ultra-thin BOX SOI MOSFETs. The calculated R th,int value of Si/SiO 2 (1.48 × 10 −9 m 2 KW −1 [44] ) is equivalent to the thermal resistance of 2 nm SiO 2 , indicating that the impact of R th,int on the 6 nm BOX layer is around 30% of the R th of SiO 2 . The ratio of 0.3 is considered to be the upper limit of the impact of R th,int on R th of 6 nm BOX devices, because the thermal conductivities of other regions (source/drain, SOI, etc.) also contribute to R th . Fig. 13 shows the reported R th s of bulk [7] , SOI [8] , [9] , [11] , [23] , [45] , and nanowire [18] MOSFETs in comparison with our results. For the bulk and thick BOX SOI MOSFETs, the measured values of R th s in our experiments are in good agreement with the trends of the previous works. Moreover, the R th s of 6 nm BOX devices are much lower than that of previously reported SOI devices, confirming the thermal advantage of thin BOX structures.
D. CHIP TEMPERATURE-DEPENDENCE OF SELF-HEATING EFFECTS
We observed the strong chip temperature (T chip ) dependence of R th in bulk MOSFETs as shown in Fig. 14, indicating that T dev is underestimated unless R th is evaluated at an elevated T chip of actual LSI chips [46] . The strong T chip -dependence results from the large temperature dependence of thermal conductivity in the well region (Fig. 10) [34] . The R th of shorter L g devices is less sensitive to T chip because of the relatively smaller temperature-dependence of thermal conductivity in doped silicon (Fig. 10) [33] . It should be noted that the T chip -dependent R th is neither incorporated in the SHE model of bulk MOSFETs [7] nor in the widely used SOI MOSFET model for IC design [47] . Further, halo implantations enlarge SHE in deeply scaled bulk MOSFETs as discussed in Section IV-B. Therefore, the effects of T chip and halo implantations on the thermal conductivity in well region must be incorporated in the thermal models to reproduce the T dev of nanoscale bulk MOSFETs. In contrast to bulk MOSFETs, the R th of SOI MOSFETs scarcely depends on T chip [24] , owing to the weak temperature-dependence of thermal conductivity in silicon dioxide [35] and thin-layered silicon [29] (Fig. 10) . The T chip -dependence of R th becomes slightly larger in thin-BOX or thick-SOI devices [24] , reflecting the increased temperature-dependence of thermal conductivity under the channel.
Taking into account the T chip -dependence of the SHE, the thermal advantage of ultra-thin BOX SOI MOSFETs becomes apparent. At an elevated T chip , the T dev of 6 nm ultra-thin BOX SOI MOSFETs is close to that of bulk MOSFETs, as shown in Fig. 15 . As mentioned in the previous section, the SOI channels of these devices are doped in order to accurately assess the effects of the BOX layer on the SHE. Therefore, in ultra-thin BOX SOI MOSFETs, further VOLUME 4, NO. 5, SEPTEMBER 2016 371 SHE suppression can be attained by applying an intrinsic SOI channel.
V. CONCLUSION
In this paper, the self-heating effects (SHE) of bulk and SOI MOSFETs with various device parameters, including 6 nm ultra-thin BOX devices, were thoroughly investigated using the four-terminal gate resistance technique. A clear increase in device temperature was experimentally observed in bulk MOSFETs, whereas this has not been detected using the widely used AC conductance method for SHE evaluation. The physical cause of the SHE in bulk MOSFETs is reduced thermal conductivity in the heavily doped well region. Owing to the temperature-dependence of thermal conductivity in silicon, the SHE of bulk MOSFETs cannot be reproduced by a conventional SHE model used for SOI MOSFETs. For SOI MOSFETs, BOX thinning is highly effective to suppress the SHE down to the ultra-thin BOX of 6 nm. On the other hand, SOI thinning slightly increases device temperature due to the reduction of thermal conductivity in thin SOI. As a result of these peculiarities of the SHE in bulk and SOI structures, the device temperature of ultra-thin BOX SOI MOSFETs is close to that of bulk MOSFETs at an actual chip temperature for LSI operations.
